

# CONTENTS

Preface

vii

## CHAPTER 1: Number Systems and Digital Logic Families 1.1–1.210

- 1.1 Number System 1.1
  - 1.1.1 Number Representation 1.2
  - 1.1.2 Decimal Number System 1.2
  - 1.1.3 Binary Number System 1.3
  - 1.1.4 Octal Number System 1.6
  - 1.1.5 Hexadecimal Number System 1.8
  - 1.1.6 Relation between Binary, Octal and Hexadecimal Number Systems 1.11
  - 1.1.7 Unsigned and Signed Binary Number Systems 1.13
  - 1.1.8 Unsigned Binary 1.13
  - 1.1.9 Sign-Magnitude Form 1.14
  - 1.1.10 Complement of Number Systems 1.16
  - 1.1.11 One's Complement 1.16
  - 1.1.12 Two's Complement 1.18
  - 1.1.13 One's and Two's Complement Subtraction 1.20
- 1.2 Error Detection and Correction 1.21
  - 1.2.1 Parity 1.21
  - 1.2.2 Hamming Code 1.22
- 1.3 Codes and Code Conversions 1.30
  - 1.3.1 Binary Codes 1.30
  - 1.3.2 Types of BCD Codes 1.32
  - 1.3.3 8421 BCD 1.33
  - 1.3.4 2421 Code 1.36
  - 1.3.5 5421 Code 1.38
  - 1.3.6 8, 4, -2, -1 Code 1.39
  - 1.3.7 Excess-3 Code 1.41
  - 1.3.8 Gray Code 1.43
  - 1.3.9 Alphanumeric Code (ASCII) 1.48
- 1.4 Boolean Algebra 1.51
  - 1.4.1 Postulates of Boolean Algebra 1.53
  - 1.4.2 Boolean Theorems 1.55
  - 1.4.3 Binary Logic 1.57
  - 1.4.4 Logic Gates 1.58
  - 1.4.5 Universal Gates 1.61
  - 1.4.6 Positive and Negative Logic Gates 1.65
- 1.5 Switching Function (Boolean Function) 1.68
  - 1.5.1 Implementation of Boolean Functions by Logic Gates 1.69
  - 1.5.2 Minterms 1.70
  - 1.5.3 Maxterms 1.71
  - 1.5.4 Standard Forms 1.72
  - 1.5.5 Sum-of-Products and Product-of-Sums Simplification 1.73
  - 1.5.6 Canonical Form 1.74
  - 1.5.7 Implementaion of Boolean Expressions Using Universal Gates 1.74
  - 1.5.8 Simplification of Boolean Expressions or Functions 1.81
- 1.6 Minimization Using K-map 1.84
  - 1.6.1 Realization of Sum-of-Products Form Using K-map 1.84
  - 1.6.2 Two-Variable K-map 1.85
  - 1.6.3 Three-Variable K-map 1.87
  - 1.6.4 Four-Variable K-map 1.90
  - 1.6.5 Five-Variable K-map 1.93
  - 1.6.6 Realization of Product-of-Sums Form Using K-map 1.102
  - 1.6.7 Completely and Incompletely Specified Functions 1.103 (K-map with Don't-Care Conditions)
- 1.7 Minimization Using Quine-McCluskey (QM) Method (Table Method of Minimization) 1.113
- 1.8 Digital Logic Families 1.122
  - 1.8.1 Evolution of Logic Family 1.122
- 1.9 Operation and Characteristics of Digital Logic Families 1.123
  - 1.9.1 Logic Levels 1.123
  - 1.9.2 Propagation Delay 1.124
  - 1.9.3 Power Requirement 1.125

- 1.9.4 Fan-out and Fan-in 1.126
- 1.9.5 Noise Margin 1.126
- 1.9.6 ON-OFF Characteristics of Bipolar Junction Transistors 1.128
- 1.9.7 ON-OFF Characteristics of CMOS Field Effect Transistors 1.129
- 1.10 RTL (Resistor-Transistor Logic) 1.131
  - 1.10.1 RTL NOR Gate 1.131
  - 1.10.2 RTL OR Gate 1.132
  - 1.10.3 RTL NAND Gate 1.133
  - 1.10.4 RTL AND Gate 1.135
  - 1.10.5 RTL NOT Gate 1.136
- 1.11 DTL (Diode-Transistor Logic) 1.136
  - 1.11.1 DTL NAND Gate 1.136
  - 1.11.2 DTL NOR Gate 1.138
  - 1.11.3 DTL NOT Gate 1.139
  - 1.11.4 DTL AND Gate 1.140
  - 1.11.5 DTL OR Gate 1.141
- 1.12 TTL (Transistor-Transistor Logic) 1.141
  - 1.12.1 Types of Output in TTL Devices 1.141
  - 1.12.2 TTL NAND Gate 1.143
  - 1.12.3 TTL NOT Gate 1.145
  - 1.12.4 TTL AND Gate 1.146
  - 1.12.5 TTL NOR Gate 1.146
  - 1.12.6 TTL OR Gate 1.148
- 1.13 ECL (Emitter Coupled Logic) 1.148
  - 1.13.1 Emitter Coupled Current Switch 1.149
  - 1.13.2 Emitter Coupled Basic Gate Circuit 1.150
  - 1.13.3 ECL NOR Gate 1.154
  - 1.13.4 ECL OR Gate 1.156
  - 1.13.5 ECL NOT Gate 1.158
  - 1.13.6 ECL NAND Gate 1.159
  - 1.13.7 ECL AND Gate 1.162
- 1.14 CMOS (Complementary MOSFET) 1.165
  - 1.14.1 CMOS NOT Gate 1.165
  - 1.14.2 CMOS NOR Gate 1.165
  - 1.14.3 CMOS OR Gate 1.167
  - 1.14.4 CMOS NAND Gate 1.168
  - 1.14.5 CMOS AND Gate 1.169
- 1.15 Comparison of Logic Families 1.170
  - 1.15.1 Resistor-Transistor Logic (RTL) Family 1.170
  - 1.15.2 Diode-Transistor Logic (DTL) Family 1.171
  - 1.15.3 Transistor-Transistor Logic (TTL) Family 1.172
  - 1.15.4 Emitter-Transistor Logic (ETL) Family 1.173
  - 1.15.5 Complementary MOSFET Logic (CMOS) Family 1.173
- 1.16 Summary of Important Concepts 1.174
- 1.17 Short-Answer Questions 1.180
- 1.18 Exercises 1.192

## CHAPTER 2: COMBINATIONAL CIRCUITS

## 2.1–2.134

- 2.1 Introduction 2.1
- 2.2 Combinational Logic 2.1
  - 2.2.1 Representation of Combinational Logic Functions in SOP and POS Form 2.2
  - 2.2.2 K-map Representation and Minimization Using K-maps 2.2
  - 2.2.3 Simplification and Implementation of Combinational Logic 2.3
- 2.3 Multiplexers 2.7
  - 2.3.1 Expanding the Multiplexer 2.12
  - 2.3.2 Combinational Circuit Design Using Multiplexer 2.17
- 2.4 Demultiplexers 2.23
  - 2.4.1 Expanding the Demultiplexer 2.29
- 2.5 Code Converters 2.30
- 2.6 Adders and Subtractors 2.34
  - 2.6.1 Half Adder 2.35
  - 2.6.2 Full Adder 2.37
  - 2.6.3 Half Subtractor 2.38
  - 2.6.4 Full Subtractor 2.39
  - 2.6.5 Binary Parallel Adder 2.41
  - 2.6.6 Carry Look Ahead Adder 2.44
  - 2.6.7 BCD Adder 2.47
  - 2.6.8 Binary Parallel Adder/Subtractor 2.51
- 2.7 Encoders 2.52
  - 2.7.1 Logic High 4-to-2 Encoder 2.53
  - 2.7.2 Logic High 8-to-3 Encoder 2.55
- 2.8 Priority Encoders 2.57
  - 2.8.1 Logic High 4-to-2 Priority Encoder 2.57
  - 2.8.2 Logic High 4-to-2 Priority Encoder Design Using K-maps 2.59
  - 2.8.3 Logic High 8-to-3 Priority Encoder 2.60
- 2.9 Decoders 2.64
  - 2.9.1 Logic High 2-to-4 Decoder 2.65
  - 2.9.2 Logic Low 2-to-4 Decoder 2.67
  - 2.9.3 Logic High 2-to-4 Decoder with Logic High Enable 2.68

2.9.4	Logic High 2-to-4 Decoder with Logic Low Enable	2.70	2.11	Implementation of Logic Design Using Standard Logic Gate ICs	2.98
2.9.5	Logic Low 2-to-4 Decoder with Logic High Enable	2.73	2.12	Implementation of Logic Design Using Standard Universal Gate ICs	2.99
2.9.6	Logic Low 2-to-4 Decoder with Logic Low Enable	2.76	2.13	Implementation of Combinational Logic Design Using Standard Multiplexers ICs	2.102
2.9.7	Logic High 3-to-8 Decoder	2.79	2.14	Implementation of Combinational Logic Design Using Standard Decoder ICs	2.111
2.9.8	Logic Low 3-to-8 Decoder	2.81	2.15	Summary of Important Concepts	2.117
2.9.9	Expanding the Decoder	2.84	2.16	Short-Answer Questions	2.118
2.9.10	Combinational Circuit Design Using Decoder	2.88	2.17	Exercises	2.122
2.10	Parity Generator and Checker	2.94			

**CHAPTER 3: Synchronous Sequential Circuits**

**3.1–3.204**

3.1	Sequential Logic	3.1	3.5.8	Conversion of T to SR Flip-Flop	3.36
3.1.1	Clock	3.2	3.5.9	Conversion of T to JK Flip-Flop	3.37
3.2	Latches	3.3	3.5.10	Conversion of T to D Flip-Flop	3.39
3.2.1	SR Latch	3.3	3.6	Design of Synchronous Sequential Circuits	3.40
3.2.2	Analysis of SR Latch Using NOR Gates	3.3	3.6.1	Mealy and Moore Models	3.41
3.2.3	Analysis of SR Latch Using NAND Gates	3.5	3.6.2	State and State Equations	3.42
3.2.4	D Latch	3.9	3.6.3	State Table and State Diagram	3.43
3.3	Flip-Flops	3.9	3.6.4	State Minimization	3.43
3.3.1	SR Flip-Flop	3.9	3.6.5	State Assignment	3.44
3.3.2	JK Flip-Flop	3.14	3.6.6	Lock-out Condition Circuit Implementation	3.45
3.3.3	T Flip-Flop (Toggle Flip-Flop)	3.19	3.7	Counters	3.96
3.3.4	D Flip-Flop (Data Flip-Flop)	3.19	3.8	Asynchronous or Ripple Counter	3.97
3.3.5	Level and Edge Triggering of Flip-Flops	3.20	3.8.1	Up Counter	3.97
3.3.6	Flip-Flop with Preset and Reset Facility	3.21	3.8.2	Down Counter	3.100
3.4	Excitation Table and Characteristic Equation of Flip-Flops	3.22	3.8.3	Up/Down Counter Using T Flip-Flop	3.101
3.4.1	Excitation Table of D Flip-Flop	3.22	3.8.4	Down Counter with Positive Clock	3.102
3.4.2	Excitation Table of JK Flip-Flop	3.24	3.8.5	BCD Counter	3.103
3.4.3	Excitation Table of T Flip-Flop	3.26	3.8.6	Modulo Counter	3.105
3.4.4	Excitation Table of SR Flip-Flop	3.27	3.9	Synchronous Counter	3.109
3.5	Conversion of Flip-Flops	3.29	3.9.1	Synchronous Binary Up Counter	3.110
3.5.1	Conversion of SR to JK Flip-Flop	3.30	3.9.2	Synchronous Binary Down Counter	3.113
3.5.2	Conversion of SR to D Flip-Flop	3.31	3.9.3	Synchronous Up/Down Counter	3.115
3.5.3	Conversion of SR to T Flip-Flop	3.31	3.9.4	Synchronous BCD Counter	3.116
3.5.4	Conversion of JK Flip-Flop to SR, D and T Flip-Flops	3.32	3.9.5	Ring Counter	3.120
3.5.5	Conversion of D to SR Flip-Flop	3.33	3.9.6	Johnson Counter	3.121
3.5.6	Conversion of D to JK Flip-Flop	3.34	3.10	Register	3.164
3.5.7	Conversion of D to T Flip-Flop	3.35	3.11	Shift Register	3.166

- 3.11.1 Serial-in Serial-out Shift Register 3.166
- 3.11.2 Serial-in Parallel-out Shift Register 3.168
- 3.11.3 Parallel-in Serial-out Shift Register 3.169
- 3.11.4 Parallel-in Parallel-out Shift Register 3.169
- 3.11.5 Universal Shift Register 3.170
- 3.12 Implementation of Sequential Logic Design Using Standard ICs 3.173
- 3.13 Summary of Important Concepts 3.183
- 3.14 Short-Answer Questions 3.186
- 3.15 Exercises 3.189

## CHAPTER 4: Asynchronous Sequential Circuits and Programmability Logic Devices

4.1–4.182

- 4.1 Asynchronous Sequential Logic Circuits 4.1
  - 4.1.1 Fundamental and Pulse Mode Sequential Circuits 4.2
- 4.2 Transition and Flow Table and Stability 4.2
  - 4.2.1 Transition Table 4.2
  - 4.2.2 Stable and Unstable States 4.5
  - 4.2.3 Flow Table 4.6
  - 4.2.4 Cycles and Races 4.6
- 4.3 Race-Free Assignment 4.25
  - 4.3.1 Transition Diagram 4.26
- 4.4 State Reduction 4.32
  - 4.4.1 Implication Table 4.33
  - 4.4.2 Merger Diagram to find Equivalent State Groups 4.36
  - 4.4.3 Merging of Rows of Flow Tables with Incompletely Specified States 4.42
  - 4.4.4 Merger Diagram to find Maximum Compatible States 4.42
  - 4.4.5 Maximum Compatible 4.43
  - 4.4.6 Closed-Covering Condition 4.43
  - 4.4.7 Assigning Outputs in Flow Table with Incompletely Specified States 4.43
- 4.5 Asynchronous Circuits with SR Latches 4.52
  - 4.5.1 NOR based SR Latch 4.52
  - 4.5.2 NAND based SR Latch 4.53
  - 4.5.3 Design Using SR Latches 4.54
- 4.6 Hazards and Errors in Digital Circuits 4.72
  - 4.6.1 Hazards in Combinational Circuits 4.73
  - 4.6.2 Static-0 and Static-1 Hazards 4.73
  - 4.6.3 Dynamic Hazard 4.77
  - 4.6.4 Hazards in Sequential Circuits 4.78
  - 4.6.5 Essential Hazards 4.78
- 4.7 Design of Hazard Free Circuits 4.84
  - 4.7.1 Elimination of Hazards in Combinational Circuits 4.84
  - 4.7.2 Elimination of Hazards in Sequential Circuits 4.90
- 4.8 Introduction to Programmable Logic Devices 4.111
  - 4.8.1 Memory 4.112
  - 4.8.2 PROM as PLD 4.116
  - 4.8.3 PLA (Programmable Logic Array) 4.120
  - 4.8.4 Implementation of Combinational Circuit Using PLA 4.122
  - 4.8.5 PAL (Programmable Array Logic) 4.126
  - 4.8.6 Implementation of Combinational Circuit Using PAL 4.128
- 4.9 Complex Programmable Logic Device (CPLD) 4.133
- 4.10 Field Programmable Gate Array (FPGA) 4.134
  - 4.10.1 Basic Architecture of FPGA 4.134
  - 4.10.2 Xilinx FPGA Family of Devices 4.137
  - 4.10.3 Spartan-6 Family of FPGA 4.137
  - 4.10.4 Spartan-6 FPGA Architecture 4.139
- 4.11 Summary of Important Concepts 4.141
- 4.12 Short-Answer Questions 4.144
- 4.13 Exercises 4.151

## CHAPTER 5: VHDL

5.1–5.130

- 5.1 Introduction to VHDL 5.1
- 5.2 Elements of VHDL Language 5.2
  - 5.2.1 Literals 5.2
  - 5.2.2 Comments 5.3
  - 5.2.3 Identifiers 5.3
  - 5.2.4 Predefined Data Types 5.4

5.2.5	Data Types and Subtypes	5.6	5.5.4	Concurrent Assertion Statement	5.21
5.2.6	Scalar Data Types	5.6	5.6	VHDL Design Entity (or Model)	5.21
5.2.7	Composite Data Types	5.7	5.6.1	Entity Declaration	5.22
5.2.8	Access Data Types	5.8	5.6.2	Architecture Body	5.23
5.2.9	Data Objects (or Objects)	5.8	5.6.3	Component Declaration	5.24
5.2.10	Operators	5.9	5.6.4	Component Instantiation	5.24
5.3	Process and Process Statement	5.11	5.6.5	VHDL Programs for Half Adder with Three Different Architecture	5.24
5.4	Sequential Statements	5.12	5.7	Subprograms	5.26
5.4.1	Variable Assignment Statement	5.12	5.7.1	Procedure	5.26
5.4.2	Signal Assignment Statement	5.13	5.7.2	Functions	5.27
5.4.3	Wait Statement	5.13	5.8	Introduction to Package	5.28
5.4.4	IF Statement	5.13	5.8.1	Package Body	5.29
5.4.5	Case Statement	5.15	5.9	Library	5.30
5.4.6	Loop Statement	5.15	5.10	Test Bench	5.32
5.4.7	Exit Statement	5.17	5.11	RTL Design	5.33
5.4.8	Next Statement	5.17	5.11.1	Combinational Logic	5.35
5.4.9	Null Statement	5.18	5.11.2	Sequential Circuit	5.36
5.4.10	Assertion Statement	5.18	5.12	VHDL Programs without Test Bench	5.37
5.5	Concurrent Statements	5.20	5.13	VHDL Programs with Test Bench	5.67
5.5.1	Concurrent Signal Assignment Statement	5.20	5.14	VHDL Programs in RTL Methodology	5.111
5.5.2	Conditional Signal Assignment Statement	5.20	5.15	Summary of Important Concepts	5.121
5.5.3	Selected Signal Assignment Statement	5.20	5.16	Short-Answer Questions	5.122
			5.17	Exercises	5.125

## Appendices

## A.1–A.22

Appendix 1: Pin Configuration of Some Standard ICs	A.1
Appendix 2: Summary of Various Binary Codes	A.11
Appendix 3: Unsigned and Signed Binary Number System	A.13
Appendix 4: Boolean Theorems	A.14
Appendix 5: Two Variable Boolean Function	A.15
Appendix 6: Summary of Flip-Flop Tables	A.16
Appendix 7: List of Xilinx FPGAs	A.17
Appendix 8: Spartan-6 FPGA Feature	A.19
Appendix 9: Spartan-6 FPGA Logic Resources	A.20
Appendix 10: Reserved Words in VHDL	A.21
Appendix 11: Data Types and Operators in VHDL	A.22
<i>Anna University Question Papers</i>	Q.1–Q.6

## Index

## I.1–I.5