

# Contents

<i>Preface</i>	<i>vii</i>
<i>List of Abbreviations</i>	<i>xix</i>

## **CHAPTER 1: Introduction to Computers** **1.1–1.20**

1.1 Introduction	1.1
1.1.1 Computer Generations	1.1
1.1.2 Computer Classification based on Current Market Requirements	1.3
1.2 Functional Units of a Digital Computer	1.3
1.2.1 Computer Architecture and Organization	1.4
1.2.2 Instruction Set Architecture (ISA)	1.5
1.2.3 RISC and CISC Instruction Set Architecture	1.5
1.3 Basic Organization of a Computer	1.6
1.4 Basic Computer Architecture	1.7
1.4.1 Von Neumann Architecture	1.7
1.4.2 Harvard Architecture	1.7
1.4.3 Modified Harvard Architecture	1.8
1.5 Advanced Computer Architectures	1.9
1.5.1 Flynn’s Classification of Computer Architectures	1.9
1.6 Computer Performance Benchmarks	1.11
1.6.1 Whetstone Benchmark	1.11
1.6.2 Dhrystone Benchmark	1.12
1.6.3 SPEC (Standard Performance Evaluation Corporation) Benchmark	1.12
1.6.4 Geekbench Benchmark	1.12
1.7 Computer Performance Measurement	1.13
1.8 Summary of Important Concepts	1.15
1.9 Short-Answer Questions	1.17
1.10 Exercises	1.19

## **CHAPTER 2: Number Systems and Binary Codes** **2.1–2.44**

2.1 Review of Number Systems Representation and Conversions	2.1
2.1.1 Number Representation	2.2
2.1.2 Decimal Number System	2.2
2.1.3 Binary Number System	2.3
2.1.4 Octal Number System	2.6
2.1.5 Hexadecimal Number System	2.8
2.1.6 Relation between Binary, Octal and Hexadecimal Number Systems	2.11
2.2 Unsigned and Signed Binary Number Systems	2.12
2.2.1 Unsigned Binary	2.12
2.2.2 Sign-Magnitude Form	2.13

2.2.3	Complement of Number Systems ( $r$ 's and $(r - 1)$ 's Complement)	2.14
2.2.4	One's Complement	2.15
2.2.5	Two's Complement	2.17
2.3	Fixed and Floating Point Representation	2.19
2.3.1	Fixed Point Representation	2.20
2.3.2	Floating Point Representation	2.24
2.3.3	IEEE 754 Format for Floating Point Number Representation	2.25
2.4	Binary Codes	2.27
2.4.1	BCD (8421 BCD)	2.29
2.4.2	Parity	2.30
2.4.3	ASCII Code	2.31
2.4.4	EBCDIC Code	2.34
2.5	Summary of Important Concepts	2.37
2.6	Short-Answer Questions	2.39
2.7	Exercises	2.42

**CHAPTER 3: Computer Arithmetic****3.1–3.50**

3.1	Introduction	3.1
3.2	Unsigned Binary Arithmetic	3.1
3.2.1	Binary Addition	3.2
3.2.2	Binary Subtraction	3.2
3.2.3	Binary Multiplication	3.3
3.2.4	Binary Division	3.6
3.2.5	BCD Addition	3.9
3.2.6	BCD Subtraction	3.11
3.3	Signed Binary Arithmetic	3.13
3.3.1	One's and Two's Complement Addition	3.13
3.3.2	One's and Two's Complement Subtraction	3.16
3.3.3	Signed Multiplication Operation in Computers	3.17
3.3.4	Booth's Algorithm for Multiplication	3.25
3.3.5	Signed Division Operation in Computers	3.33
3.3.6	Restoring Method of Division	3.34
3.3.7	Non-Restoring Method of Division	3.36
3.4	Fixed Point Arithmetic	3.39
3.5	Floating Point Arithmetic	3.41
3.6	Summary of Important Concepts	3.43
3.7	Short-Answer Questions	3.44
3.8	Exercises	3.49

**CHAPTER 4: Digital Logic Circuits and Devices****4.1–4.90**

4.1	Introduction	4.1
4.2	Boolean Algebra	4.1
4.2.1	Duality	4.2
4.2.2	Postulates of Boolean Algebra	4.2
4.2.3	Boolean Theorems	4.3

---

4.3	Binary Logic	4.4
4.4	Logic Gates	4.5
4.5	Logic Families	4.8
4.5.1	Evolution of Logic Family	4.8
4.5.2	ON-OFF Characteristics of Bipolar Junction Transistors	4.9
4.5.3	ON-OFF Characteristics of CMOS Field Effect Transistors	4.11
4.5.4	Resistor-Transistor Logic (RTL)	4.12
4.6	Boolean Functions	4.18
4.6.1	Minterms	4.19
4.6.2	Maxterms	4.20
4.6.3	Standard Forms	4.21
4.6.4	Sum-of-Products and Product-of-Sums Simplification	4.21
4.6.5	Karnaugh Map (or K-map) Minimization	4.22
4.7	Combinational Circuits	4.29
4.8	Decoders	4.30
4.9	Encoders	4.34
4.10	Multiplexer	4.35
4.11	Demultiplexer	4.37
4.12	Adders	4.39
4.12.1	Half Adder	4.39
4.12.2	Full Adder	4.40
4.12.3	Binary Parallel Adder	4.41
4.12.4	BCD Adder (Decimal Adder)	4.44
4.13	Combinational Multiplier	4.46
4.13.1	Combinational 2-bit Binary Multiplier	4.47
4.13.2	Combinational 4-bit Binary Multiplier	4.47
4.14	Arithmetic and Logic Unit	4.49
4.14.1	Design of 4-bit ALU	4.50
4.15	Bistable Element and Latches	4.55
4.15.1	SR Latch	4.55
4.15.2	D Latch	4.57
4.16	Flip-Flops	4.58
4.16.1	Clock and Triggering of Flip-Flops	4.58
4.16.2	SR Flip-Flop	4.60
4.16.3	JK Flip-Flop	4.61
4.16.4	T Flip-Flop (Toggle Flip-Flop)	4.62
4.16.5	D Flip-Flop (Data Flip-Flop)	4.63
4.16.6	Conversion of Flip-Flops	4.64
4.16.7	Conversion of SR Flip-Flop to D Flip-Flop	4.64
4.16.8	Conversion of JK Flip-Flop to SR, D and T Flip-Flops	4.64
4.17	Sequential Circuits	4.65
4.18	Register	4.65
4.18.1	Shift Register	4.67
4.18.2	Universal Shift Register	4.67
4.18.3	Applications of Shift Register	4.71
4.19	Counters	4.72

4.20	Asynchronous or Ripple Counter	4.72
4.20.1	Up Counter	4.73
4.20.2	Down Counter	4.74
4.20.3	Up/Down Counter using T Flip-Flop	4.76
4.20.4	MOD Counter	4.77
4.20.5	BCD Counter	4.78
4.20.6	Applications of Counter	4.79
4.21	Summary of Important Concepts	4.80
4.22	Short-Answer Questions	4.83
4.23	Exercises	4.87

**CHAPTER 5: Fundamental Concepts Of Computer Organization****5.1–5.34**

5.1	Introduction	5.1
5.2	Computer with Singlecore Processor	5.1
5.3	Computer with Multicore Processor	5.3
5.4	Construction of Personal Computer (PC)	5.4
5.4.1	Motherboard	5.4
5.4.2	Hard Disc Drive (HDD)	5.5
5.4.3	Solid State Drive (SSD)	5.6
5.4.4	Input Devices – Keyboard and Mouse	5.7
5.4.5	Output Device – Monitor	5.8
5.4.6	Power Supply Unit - SMPS (Switched-Mode Power Supply)	5.10
5.5	Evolution of Motherboards	5.10
5.6	Interconnection Structure	5.14
5.6.1	Bus Interconnection	5.14
5.6.2	Point-to-Point Interconnection	5.16
5.7	IO Interconnection Bus Standards	5.17
5.7.1	Peripheral Component Interconnect (PCI) Bus	5.17
5.7.2	Peripheral Component Interconnect Express (PCIe) Bus	5.18
5.7.3	USB (Universal Serial Bus)	5.18
5.7.4	IEEE (Institute of Electrical and Electronics Engineers) Standard Buses	5.21
5.7.5	Thunderbolt	5.22
5.7.6	SATA (Serial Advanced Technology Attachment)	5.22
5.7.7	SCSI (Small Computer System Interface) Bus	5.23
5.8	External Storage Device	5.23
5.8.1	RAID (Redundant Array of Independent Disks)	5.23
5.8.2	Optical Disc or CD (Compact Disc)	5.24
5.8.3	USB Flash Drive (Pen Drive)	5.25
5.9	Operating System (OS)	5.26
5.10	Computer Networks and Communication	5.27
5.10.1	Ethernet	5.27
5.10.2	Wi-Fi	5.28
5.11	Summary of Important Concepts	5.28
5.12	Short-Answer Questions	5.30
5.13	Exercises	5.32

<b>CHAPTER 6: Processor</b>	<b>6.1–6.36</b>
6.1 Introduction	6.1
6.2 Functional Building Blocks of a Processor (Microprocessor)	6.1
6.3 Processor Internal Buses	6.2
6.3.1 One-Bus Organization	6.3
6.3.2 Two-Bus Organization	6.3
6.3.3 Three-Bus Organization	6.4
6.4 Operation and Operands of Computer Hardware Instruction	6.5
6.4.1 Types of Instructions	6.6
6.4.2 Types of Operands	6.6
6.4.3 Classification of Instructions based on Operand Address	6.7
6.5 Interconnection between Assembly and High Level Language	6.8
6.5.1 Machine Level Programming	6.9
6.5.2 Assembly Level Programming	6.9
6.5.3 High Level Programming	6.9
6.6 Instruction and Instruction Sequencing	6.10
6.6.1 Instruction Sequencing	6.12
6.7 Encoding of Machine Language Instructions	6.13
6.8 A Simple Processor-EduP1 (Education Processor Version-1)	6.13
6.8.1 Organization of Computer with EduP1 Processor	6.15
6.8.2 Instructions of EduP1 Processor	6.16
6.8.3 Instruction Cycle of EduP1 Processor	6.22
6.8.4 Memory Organization of EduP1 Processor	6.22
6.8.5 Addressing Modes of EduP1 Processor	6.23
6.8.6 Assembler	6.24
6.8.7 EduP1 Assembly Language Programming Examples	6.27
6.9 Summary of Important Concepts	6.30
6.10 Short-Answer Questions	6.32
6.11 Exercises	6.35
<b>CHAPTER 7: CISC (8088) and RISC (ARM7 TDMI) Processor</b>	<b>7.1–7.42</b>
7.1 Introduction	7.1
7.1.1 Introduction to ARM	7.1
7.1.2 Architecture of INTEL x86 and ARM Processors	7.2
7.2 Architecture of INTEL 8086/8088 Processor	7.2
7.2.1 Instruction Set of 8086/8088 Processor	7.6
7.2.2 Format of 8086/8088 Instructions	7.7
7.2.3 Encoding of 8086/8088 Instructions	7.10
7.2.4 Addressing Modes of 8086/8088 Processor	7.12
7.2.5 Assembler Directives of INTEL 8086/8088 Processor Assembler	7.18
7.2.6 INTEL 8086/8088 Processor Assembly Language Programming Examples	7.20
7.3 Architecture of ARM7TDMI Processor	7.25
7.3.1 ARM7TDMI Instruction Set	7.29
7.3.2 Encoding of ARM Instruction	7.30

7.3.3	Encoding of THUMB Instruction	7.30
7.3.4	Addressing Modes of ARM Processor	7.34
7.4	Summary of Important Concepts	7.36
7.5	Short-Answer Questions	7.38
7.6	Exercises	7.40
<b>CHAPTER 8: Memory and IO</b>		<b>8.1–8.48</b>
8.1	Memory Concepts	8.1
8.1.1	Types of Semiconductor Memories	8.2
8.1.2	Main Memory of Desktop/Laptop Computers	8.3
8.2	Memory Location, Address and Operation	8.3
8.2.1	Memory Locations and Addresses	8.4
8.2.2	Memory Operations	8.6
8.2.3	Stack Memory	8.7
8.3	Memory Hierarchy	8.7
8.4	Memory Management	8.9
8.5	Virtual Memory	8.10
8.5.1	Paging	8.12
8.5.2	Address Translation in Paging	8.12
8.5.3	Translation Look-aside Buffer (TLB)	8.14
8.6	Cache Memory	8.19
8.6.1	Organization of Cache Memory	8.19
8.6.2	Cache Memory Access for Read Operation	8.20
8.6.3	Cache Replacement Technique	8.21
8.6.4	Write Policy in Cache Memory	8.21
8.6.5	Some Important Terms in Cache Memory	8.22
8.7	Cache Memory Mapping Techniques	8.23
8.7.1	Direct Mapping	8.23
8.7.2	Associative Mapping	8.26
8.7.3	Set Associative Mapping	8.28
8.8	DMA (Direct Memory Access)	8.31
8.8.1	A Microcomputer System with a DMA Controller	8.31
8.9	Accessing IO: Parallel and Serial Interface	8.33
8.9.1	Parallel Interface	8.33
8.9.2	Parallel Data Transfer Schemes	8.35
8.9.3	Interrupt Driven Data Transfer Scheme	8.37
8.9.4	Interrupt IO	8.37
8.9.5	Serial Data Transfer	8.38
8.9.6	Serial Interface	8.39
8.10	Summary of Important Concepts	8.40
8.11	Short-Answer Questions	8.42
8.12	Exercises	8.46
<b>CHAPTER 9: Data and Control Path</b>		<b>9.1-9.24</b>
9.1	Instruction Execution	9.1
9.1.1	Instruction Cycle	9.1
9.2	Building a Data Path	9.3

9.3	Designing a Control Unit	9.7
9.3.1	Hardwired Control	9.7
9.3.2	Microprogrammed Control	9.8
9.4	Pipelining	9.14
9.4.1	Pipeline Hazards	9.14
9.4.2	Data Hazard	9.15
9.4.3	Control Hazard	9.15
9.4.4	Structural Hazard	9.15
9.4.5	Instruction Pipeline	9.16
9.5	Summary of Important Concepts	9.19
9.6	Short-Answer Questions	9.20
9.7	Exercises	9.22

**CHAPTER 10: Parallel Processing and Modern Architectures****10.1–10.94**

10.1	Introduction	10.1
10.1.1	Introduction to Chip Level Parallelism	10.1
10.1.2	Introduction to Parallel Computer Organization	10.2
10.1.3	Classification (or Taxonomy) of Parallel Computers	10.4
10.2	Chip Level Parallelism	10.6
10.2.1	Instruction Level Parallelism	10.6
10.2.2	On-Chip Multithreading	10.7
10.2.3	Multicore Processors	10.9
10.2.4	Vector, Scalar, Super Scalar Computer Architecture	10.11
10.3	Parallel Processing Computer Organization	10.12
10.3.1	Symmetrical Multi-Processors (SMP)	10.12
10.3.2	UMA Bus-Based Multiprocessor System	10.13
10.3.3	UMA Multiprocessor System Using NxN Crossbar Switches	10.14
10.3.4	NUMA Multiprocessor System	10.15
10.3.5	COMA Multiprocessor System	10.16
10.3.6	Message-Passing Multicomputer	10.16
10.3.7	MPPs-Massively Parallel Processors	10.17
10.3.8	Cluster Computer Organization	10.17
10.3.9	Warehouse-Scale Computing (WSC) Architecture	10.20
10.3.10	Grid Computing	10.22
10.3.11	Cloud Computing Architecture	10.23
10.4	Parallel Processing Features in Intel Processor Architecture	10.27
10.4.1	Pipelining in Intel Processors	10.27
10.4.2	Superscalar Architecture in Intel Processors	10.28
10.4.3	Multithreading in Intel Processors	10.28
10.4.4	Out-of-Order Execution	10.30
10.4.5	Register Renaming	10.30
10.4.6	Dynamic Branch Prediction	10.31
10.4.7	Speculative Execution	10.31
10.5	Intel Processor Architecture Evolution	10.33
10.5.1	Tick-Tock and PAO (Process-Architecture-Optimization)	10.34
10.5.2	Core and Uncore	10.34
10.5.3	System Agent and PCH (Platform Controller Hub)	10.35

10.5.4	Platform Diagram	10.36
10.5.5	Glossary of Terms Used in Intel Advanced Processors	10.36
10.6	x86 Architecture Family (1978-1994)	10.42
10.6.1	x86 Architecture (year 1978)	10.42
10.6.2	x86 Extended Architecture (year 1982)	10.42
10.6.3	i386 Architecture (year 1985)	10.44
10.6.4	i486 Architecture (year 1989)	10.45
10.6.5	Pentium (P5) Architecture (year 1993)	10.47
10.7	P6 Architecture Family (1995-2000)	10.48
10.7.1	Pentium Pro	10.48
10.7.2	Pentium II	10.50
10.7.3	Pentium III	10.50
10.8	NetBurst Architecture Family (2000-2006)	10.51
10.8.1	Pentium 4 Processor	10.51
10.9	Intel Core Architecture Family (year 2006-2008)	10.53
10.10	Intel Core-i (i3/i5/i7/i9) Generations 1 to 14 (year 2008-2023)	10.55
10.10.1	First Generation: Nehalem/Westmere (year 2008–2010)	10.57
10.10.2	Second Generation: Sandy Bridge (year 2011)	10.60
10.10.3	Third Generation: Ivy Bridge (year 2012)	10.62
10.10.4	Fourth Generation: Haswell (year 2013)	10.62
10.10.5	Fifth Generation: Broadwell (year 2014)	10.64
10.10.6	Sixth Generation: Skylake (year 2015)	10.65
10.10.7	Seventh Generation: Kaby Lake (year 2016)	10.68
10.10.8	Eighth Generation: Coffee Lake (year 2017)	10.69
10.10.9	Ninth Generation: Coffee Lake Refresh (year 2018)	10.71
10.10.10	Tenth Generation: Comet Lake/Ice Lake (year 2019)	10.73
10.10.11	Eleventh Generation: Rocket Lake/Tiger Lake (year 2020)	10.75
10.10.12	Twelfth Generation: Alder Lake (year 2021)	10.77
10.10.13	Thirteenth Generation: Raptor Lake (year 2022)	10.78
10.10.14	Fourteenth Generation: Raptor Lake Refresh (year 2023)	10.79
10.11	Intel Core Ultra Architecture Family (year 2023 onwards)	10.79
10.11.1	Meteor Lake Architecture (year 2023)	10.80
10.11.2	Arrow Lake Architecture (year 2024)	10.81
10.11.3	Lunar Lake Architecture (year 2024)	10.84
10.11.4	Panther Lake Architecture (year 2026)	10.86
10.12	Summary of Important Concepts	10.88
10.13	Short-Answer Questions	10.91
10.14	Exercises	10.93
<i>Appendices</i>		<i>A.1–A.58</i>
<i>Index</i>		<i>I.I–I.6</i>

# List of Abbreviations

AES-NI	Advanced Encryption Standard-New Instructions support
AGU	Advanced Graphics Unit
ALU	Arithmetic and Logic Unit
APIC	Advanced Programmable Interrupt Controller
ARM	Advanced RISC Machine
ASCII	American Standard Code for Information Interchange
AVX	Advanced Vector eXtensions
AVX2	Advanced Vector eXtensions version-2
BCD	Binary Coded Decimal
BIOS	Basic Input-Output System
BIU	Bus Interface Unit
BJT	Bipolar Junction Transistor
BPaaS	Business-Process-as-a-Service
BTP	Branch Target Buffer
CAR	Control memory Address Register
CC-NUMA	Cache Coherent NUMA
CD	Compact DISC
CISC	Complex Instruction Set Computing/Computer
CMOS	Complementary Metal Oxide Semiconductor
COMA	Cache Only Memory Access
COW	Cluster of Workstations
CNVio	Connectivity Integration IO
CPI	Cycle Per Instruction
CPSR	Current Program Status Register
CPU	Central Processing Unit
CS	Code Segment register
CSI	Camera Serial Interface
CSP	Cloud Server Provider
DDI	Digital Display Interface
DDR	Double Data Rate SDRAM (Synchronous DRAM)
DDR2	Double Data Rate 2nd Generation SDRAM
DDR3	Double Data Rate 3rd Generation SDRAM
DDR4	Double Data Rate 4th Generation SDRAM
DDR5	Double Data Rate 5th Generation SDRAM
DIMM	Dual Inline Memory Module
DMA	Direct Memory Access
DMI	Direct Media Interface
DP	Display Port
DS	Data Segment register
DSR	Display Status Register
DTL	Diode Transistor Logic

---

EA	Effective Address
EBCDIC	Extended BCD Interchange Code
ECL	Emitter Coupled Logic
eDP	embedded Display Port
ENIAC	Electronic Numerical Integrator of Computer
ES	Extra Segment register
eSPI	enhanced Serial Peripheral Interface
EU	Execution Unit
FaaS	Function-as-a-Service
FDI	Flexible Display Interface
FIVR	Fully Integrated Voltage Regulator
FLOPS	Floating Point Operations Per Second
FMA	Fused Multiply-ADD
FP	Floating Point
FW	FirmWare
FWH	FirmWare Hub
FW Flash	Firmware Flash
GbE	Giga bit Ethernet
GPIO	General Purpose IO
GPS	Global Positioning System
GPU	Graphics Processing Unit
HBR	High Bit Rate
HDA	High Definition Audio
HDMI	High Definition Multimedia Interface
HEVC	High Efficiency Video Coding
HT	Hyper Threading technology
HTML	Hyper Text Markup Language
IaaS	Infrastructure-as-a-Service
IBM	International Business Machine
IC	Integrated Circuit
I2S	Inter Integrated circuit Sound
IMC	Integrated Memory Controller
IMT	Infrastructure Management Technology
ILP	Instruction Level Parallelism
IP	Intellectual Property/Instruction Pointer
IPC	Instruction Per Cycle/Clock
IPMB	Intelligent Platform Management Bus
IPU	Image Processing Unit
IR	Instruction Register
ISA	Instruction Set Architecture
ISH	Integrated Sensor Hub
ISR	Instruction Service Routine
KBDR	Keyboard Data Register
KBSR	Keyboard Status Register
LAN	Local Area Network
LLC	Last Level Cache
LPC	Low Pin Count bus interface
LPDDR	Low Power DDR
LSB	Least Significant Bit

---

LSD	Least Significant Digit
LSI	Large Scale Integration
LVDS	Low-Voltage Differential Signaling
MAR	Memory Address Register
MDR	Memory Data Register
MIMD	Multiple Instruction stream Multiple Data stream
MIPI	Mobile Industry Processor Interface
MIPS	Million Instructions Per Seconds
MISD	Multiple Instruction stream Single Data stream
MMU	Memory Management Unit
MMX	Multi Media Extension
MOB	Memory Order Buffer
MOP	Micro Opcode
MPPs	Massively Parallel Processors
MPX	Memory Protection Extension
MOSFET	Metal Oxide Semiconductor Field Effect Transistors
MSB	Most Significant Bit
MSD	Most Significant Digit
NFC	Near Field Communication
NORMA	NO Remote Memory Access
NOW	Network of Workstations
NPU	Neural Processing Unit
NUMA	Non-Uniform Memory Access
NVMe	Non-Volatile Memory express
OPIO	On-chip Package (DMI) Interface
PaaS	Platform-as-a-Service
PC	Program Counter / Personal Computer
PCB	Printed Circuit Board
PCH	Platform Controller Hub
PCI	Peripheral Component Interconnect
PCT	Platform Controller Tile
PCIe	Peripheral Component Interconnect express
PCIe 2.0	Peripheral Component Interconnect express version-2.0
PCIe 3.0	Peripheral Component Interconnect express version-3.0
PDP	Personal Data Processor
PECI	Platform Environment Control Interface
PEG	PCIe (E Peripheral Component Interconnect Express) Graphics
PFR	Platform Firmware Resilience
PHY	Physical Layer Transceiver
PMD	Personal Mobile Devices
POS	Product-of-Sums
PTT	Platform Trust Technology
QAT	Quick Assist Technology
QPI	Quick Path Interconnect
RAM	Random Access Memory
RAT	Register Allocation Table
RAW	Read After Write
RISC	Reduced Instruction Set Computing/Computer
ROM	Read Only Memory

---

RTL	Resistor Transistor Logic
RWM	Read Write Memory
SaaS	Software-as-a-Service
SATA	Serial Advanced Technology Attachment
SGX	Software Guard Extension
SIMD	Single Instruction stream Multiple Data stream
SIMM	Single Inline Memory Module
SISD	Single Instruction stream Single Data stream
SMBus	System Management Bus
SMP	Symmetric MultiProcessor
SMT	Simultaneous Multithreading
SoC	System-on-Chip
SOP	Sum-of-Products
SP	Stack Point
SPI	Serial Peripheral Interface
SPEC	Standard Performance Evaluation Coporation
SPSR	Saved Program Status Register
SS	Stack Segment register
SSD	Solid State Drive
SSE	Streaming SIMD (Single Input, Multiple Data) Extensions
SSE2	Streaming SIMD (Single Input, Multiple Data) Extensions version-2
SSE3	Streaming SIMD (Single Input, Multiple Data) Extensions version-3
SSE4.1	Streaming SIMD (Single Input, Multiple Data) Extensions version-4.1
SSE4.2	Streaming SIMD (Single Input, Multiple Data) Extensions version-4.2
SSI	Small Scale Integration
STIM	Soldered Thermal Interface Material
THC	Touch Host Controller
TLB	Translation Lookaside Buffer
TME	Total Memory Encryption
TOPS	Tera Operations Per Second (Trillions of Operations Per Second)
TPM	Trusted Platform Module
TSA	Transactional Synchronization Extensions
TSMC	Taiwan Semiconductor Manufacturing Company
TTL	Transistor Transistor Logic
ULSI	Ultra Large Scale Integration
UMA	Uniform Memory Access
UPI	Ultra Path Interconnect
USB	Universal Serial Bus
UV	Ultra Violet
VLIW	Very Long Instruction Word
VLSI	Very Large Scale Integration
VNNI	Vector Neural Network Instructions
VP9	Video Project 9
WAR	Write After Read
WAW	Write After Write
WSC	Warehouse Scale Computing
WWAN	Wireless Wide Area Network
XEX	XOR-Encrypt-XOR
XXM	Xe Matrix eXtensions