

Contents

<i>Preface</i>	v
1. Computing and Computers	1
1.1 The Nature of Computing	1
<i>1.1.1 The Elements of Computers</i>	
<i>1.1.2 Limitations of Computers</i>	
1.2 The Evolution of Computers	12
<i>1.2.1 The Mechanical Era</i>	
<i>1.2.2 Electronic Computers</i>	
<i>1.2.3 The Later Generations</i>	
1.3 The VLSI Era	35
<i>1.3.1 Integrated Circuits</i>	
<i>1.3.2 Processor Architecture</i>	
<i>1.3.3 System Architecture</i>	
1.4 Summary	56
1.5 Problems	57
1.6 References	62
2. Design Methodology	64
2.1 System Design	64
<i>2.1.1 System Representation</i>	
<i>2.1.2 Design Process</i>	
<i>2.1.3 The Gate Level</i>	
2.2 The Register Level	83
<i>2.2.1 Register-Level Components</i>	
<i>2.2.2 Programmable Logic Devices</i>	
<i>2.2.3 Register-Level Design</i>	
2.3 The Processor Level	114
<i>2.3.1 Processor-Level Components</i>	
<i>2.3.2 Processor-Level Design</i>	
2.4 Summary	126
2.5 Problems	127
2.6 References	136
3. Processor Basics	137
3.1 CPU Organization	137
<i>3.1.1 Fundamentals</i>	
<i>3.1.2 Additional Features</i>	

3.2	Data Representation	160
	3.2.1 <i>Basic Formats</i>	
	3.2.2 <i>Fixed-Point Numbers</i>	
	3.2.3 <i>Floating-Point Numbers</i>	
3.3	Instruction Sets	178
	3.3.1 <i>Instruction Formats</i>	
	3.3.2 <i>Instruction Types</i>	
	3.3.3 <i>Programming Considerations</i>	
3.4	Summary	211
3.5	Problems	212
3.6	References	221
4.	Datapath Design	223
4.1	Fixed-Point Arithmetic	223
	4.1.1 <i>Addition and Subtraction</i>	
	4.1.2 <i>Multiplication</i>	
	4.1.3 <i>Division</i>	
4.2	Arithmetic-Logic Units	252
	4.2.1 <i>Combinational ALUs</i>	
	4.2.2 <i>Sequential ALUs</i>	
4.3	Advanced Topics	266
	4.3.1 <i>Floating-Point Arithmetic</i>	
	4.3.2 <i>Pipeline Processing</i>	
4.4	Summary	292
4.5	Problems	293
4.6	References	301
5.	Control Design	303
5.1	Basic Concepts	303
	5.1.1 <i>Introduction</i>	
	5.1.2 <i>Hardwired Control</i>	
	5.1.3 <i>Design Examples</i>	
5.2	Microprogrammed Control	332
	5.2.1 <i>Basic Concepts</i>	
	5.2.2 <i>Multiplier Control Unit</i>	
	5.2.3 <i>CPU Control Unit</i>	
5.3	Pipeline Control	364
	5.3.1 <i>Instruction Pipelines</i>	
	5.3.2 <i>Pipeline Performance</i>	
	5.3.3 <i>Superscalar Processing</i>	

5.4	Summary	390
5.5	Problems	392
5.6	References	399
6.	Memory Organization	400
6.1	Memory Technology	400
	<i>6.1.1 Memory Device Characteristics</i>	
	<i>6.1.2 Random-Access Memories</i>	
	<i>6.1.3 Serial-Access Memories</i>	
6.2	Memory Systems	426
	<i>6.2.1 Multilevel Memories</i>	
	<i>6.2.2 Address Translation</i>	
	<i>6.2.3 Memory Allocation</i>	
6.3	Caches	452
	<i>6.3.1 Main Features</i>	
	<i>6.3.2 Address Mapping</i>	
	<i>6.3.3 Structure versus Performance</i>	
6.4	Summary	471
6.5	Problems	472
6.6	References	478
7.	System Organization	480
7.1	Communication Methods	480
	<i>7.1.1 Basic Concepts</i>	
	<i>7.1.2 Bus Control</i>	
7.2	IO And System Control	504
	<i>7.2.1 Programmed IO</i>	
	<i>7.2.2 DMA and Interrupts</i>	
	<i>7.2.3 IO Processors</i>	
	<i>7.2.4 Operating Systems</i>	
7.3	Parallel Processing	539
	<i>7.3.1 Processor-Level Parallelism</i>	
	<i>7.3.2 Multiprocessors</i>	
	<i>7.3.3 Fault Tolerance</i>	
7.4	Summary	578
7.5	Problems	579
7.6	References	587
	<i>Index</i>	589