

Contents

<i>Preface</i>	<i>vii</i>
<i>List of Programs</i>	<i>xiii</i>
<i>List of Abbreviations</i>	<i>xvii</i>

CHAPTER 1: Introduction to Hardware Description Languages (HDLs)	1.1–1.14
---	-----------------

1.1 Digital Systems	1.1
1.1.1 Analog and Digital Electronics	1.2
1.1.2 Digital System Design	1.3
1.1.3 Digital Integrated Circuits (ICs)	1.4
1.2 Introduction to Programmable ICs	1.5
1.2.1 Complex Programmable Logic Device (CPLD)	1.6
1.2.2 Field Programmable Gate Array (FPGA)	1.7
1.3 Hardware Description Language (HDL)	1.9
1.3.1 History of HDL	1.10
1.3.2 IDE Tools for FPGA Based System Design	1.12
1.4 Digital System Design Using Vivado IDE	1.13

CHAPTER 2: VHDL	2.1– 2.149
------------------------	-------------------

2.1 Introduction to VHDL	2.1
2.2 Elements of VHDL Language	2.2
2.2.1 Literals	2.2
2.2.2 Comments	2.3
2.2.3 Identifiers	2.3
2.2.4 Predefined Data Types	2.4
2.2.5 Data Types and Subtypes	2.6
2.2.6 Scalar Data Types	2.6
2.2.7 Composite Data Types	2.7
2.2.8 Access Data Types	2.8
2.2.9 Data Objects (or Objects)	2.8
2.2.10 Operators	2.9
2.3 Process and Process Statement	2.11
2.4 Sequential Statements	2.12
2.4.1 Variable Assignment Statement	2.12
2.4.2 Signal Assignment Statement	2.13
2.4.3 Wait Statement	2.13
2.4.4 IF Statement	2.13
2.4.5 Case Statement	2.15
2.4.6 Loop Statement	2.15
2.4.7 Exit Statement	2.17

2.4.8	Next Statement	2.17
2.4.9	Null Statement	2.18
2.4.10	Assertion Statement	2.18
2.5	Concurrent Statements	2.20
2.5.1	Concurrent Signal Assignment Statement	2.20
2.5.2	Conditional Signal Assignment Statement	2.20
2.5.3	Selected Signal Assignment Statement	2.21
2.5.4	Concurrent Assertion Statement	2.21
2.6	VHDL Design Entity (or Model)	2.21
2.6.1	Entity Declaration	2.22
2.6.2	Architecture Body	2.23
2.6.3	Component Declaration	2.24
2.6.4	Component Instantiation	2.24
2.6.5	VHDL Programs for Half Adder with Three Different Architecture	2.24
2.7	Subprograms	2.27
2.7.1	Procedure	2.27
2.7.2	Functions	2.27
2.8	Introduction to Packages	2.28
2.8.1	Package Body	2.29
2.9	Library	2.31
2.10	Test Bench	2.32
2.11	RTL Design	2.33
2.11.1	Combinational Logic	2.36
2.11.2	Sequential Logic	2.36
2.12	VHDL Programs without Test Bench	2.38
2.13	VHDL Programs with Test Bench	2.75
2.14	VHDL Programs in RTL Methodology	2.131
2.15	Summary of Important Concepts	2.140
2.16	Short-Answer Questions	2.141
2.17	Exercises	2.145

CHAPTER 3: Verilog

3.1– 3.106

3.1	Introduction to Verilog	3.1
3.2	Elements of Verilog Language	3.1
3.2.1	Identifiers	3.2
3.2.2	Keywords	3.2
3.2.3	Comments	3.3
3.2.4	Logic Values in Verilog	3.3
3.2.5	Number Representation in Verilog	3.3
3.3	Operators in Verilog Language	3.3
3.4	Data Types in Verilog	3.5
3.4.1	Net Data Types	3.6
3.4.2	Variable Data Types	3.7
3.5	Verilog Primitives	3.8
3.5.1	User Defined Primitives (UDP)	3.9
3.6	Verilog Statements and Loops	3.10
3.6.1	Continuous Assignment Statement	3.11
3.6.2	Procedural Assignment Statement	3.12

3.6.3 If and If-else Statement	3.12
3.6.4 Case Statement	3.15
3.6.5 While Loop	3.16
3.6.6 For Loop	3.16
3.6.7 Forever and Repeat Loop	3.17
3.7 Function in Verilog	3.17
3.8 Task in Verilog	3.19
3.9 Timescale and Timing Control	3.20
3.9.1 Delay Control (#)	3.20
3.9.2 Event Control	3.20
3.9.3 Wait Statement	3.20
3.10 Verilog Program Structure	3.21
3.10.1 Module	3.21
3.10.2 Declarations	3.21
3.10.3 Initial Block	3.22
3.10.4 Always Block	3.22
3.11 Types of Program Modeling in Verilog	3.23
3.11.1 Dataflow Model	3.23
3.11.2 Behavior Model	3.23
3.11.3 Structural Model	3.23
3.12 Test Bench	3.25
3.13 Verilog Programs without Test Bench	3.25
3.14 Verilog Programs with Test Bench	3.50
3.15 Summary of Important Concepts	3.99
3.16 Short-Answer Questions	3.100
3.17 Exercises	3.103
<i>Appendices</i>	<i>A.1–A7</i>
Appendix 1: Reserved Words in VHDL	A.1
Appendix 2: Data Types and Operators in VHDL	A.2
Appendix 3: Keywords in Verilog	A.4
Appendix 4: Operators and Net Data Types in Verilog	A.5
Appendix 5: Summary of Various Binary Codes	A.7
<i>Index</i>	<i>I.1–I.2</i>